ChipEstimate

ChipEstimate.com, the ONLY chip planning portal comprised of over 200 of the world's LARGEST IP suppliers! We have #IP, #whitepapers, #techtalks, & #EDA news!

[ChipEstimate @chipestimate]

Day 2 at CadenceLIVE Silicon Valley 2026 carried a different kind of momentum. If day 1 established the architectural shift, day 2 made it operational. Across morning and afternoon tracks, the conversation moved decisively from... Read the blog>> https://t.co/8Rv7dknMRA

[ChipEstimate @chipestimate]

Ask the Experts: Securing AI
In this episode of Ask the Experts, we discuss AI security with Scott Best, senior director of security products at Rambus. Watch here>> https://t.co/4NiQNJMEtO

[ChipEstimate @chipestimate]

RISC-V IP Cores: Built for functional safety (ASIL-B/D), high performance, and low power operation for automotive and industrial applications https://t.co/cf2GJP8Ugo

[ChipEstimate @chipestimate]

Silvaco Announces Immediate Availability of Mixel MIPI C-PHY/D-PHY Combo IP on TSMC N2P Process
The Mixel combo IP is the industry’s first to support MIPI D-PHY v3.6 with embedded clock mode https://t.co/gcfdGilOhV

[ChipEstimate @chipestimate]

Experience CadenceLIVE On-Demand for a focused exploration of where semiconductor design is headed—one shaped by AI-driven workflows, advanced packaging, and system-level complexity. Join keynote sessions and technical tracks and discover how innovation... https://t.co/atmx2tHY2W

[ChipEstimate @chipestimate]

Global Unichip Corp (GUC) showcases VSORA’s Jotunn8 AI inference processor at the TSMC Europe Technology Symposium https://t.co/yv22rnU8hS

[ChipEstimate @chipestimate]

Keysight to Showcase Spectrum Innovations at IMS 2026
https://t.co/4KFnASM5Qt

[ChipEstimate @chipestimate]

Ask the Experts: CryptoManager Root of Trust
On this episode of Ask the Experts, we chat with Parvez Shaik about the latest developments in security and the concept of the root of trust... https://t.co/3hvLMBetYJ

[ChipEstimate @chipestimate]

Ceva Advances Full-Stack Wireless Vision with Next Generation Bluetooth High Data Throughput and Integrated RF Design Win
https://t.co/6jqCksoAVR

[ChipEstimate @chipestimate]

Secure Interfaces for Critical Semiconductor Applications
Security is now a concern for nearly all semiconductors in nearly all applications. Once of high interest mostly for military and financial systems, both the increasingly... Read the White Paper>> https://t.co/xuCA03eWal

[ChipEstimate @chipestimate]

One of the most thought-provoking discussions at CadenceLIVE centered on a challenge that sits at the heart of modern system innovation—how do we ensure that what works perfectly in simulation performs just as reliably in the real world? Read the blog>> https://t.co/WJRo2jWn8E

[ChipEstimate @chipestimate]

Ask the Experts: PCI Express 7.0 Interface IP
In this episode of Ask the Experts, we discuss the latest PCI Express (PCIe) developments with Lou Ternullo, senior director of product management at Rambus. Watch now>> https://t.co/2iXyDVge14

[ChipEstimate @chipestimate]

Keysight and SRC UK Collaborate to Advance EW Modernization with Advanced Test and Simulation
Initiative helps defense organizations modernize EW test and simulation with greater speed, flexibility, and reduced risk https://t.co/yJ98EAa4rR

[ChipEstimate @chipestimate]

MIPI A-PHY: What's New, What's Next and the New Compliance Program
July 14, 9am CEST | Register for the webinar>> https://t.co/wrca78cs8R

[ChipEstimate @chipestimate]

Enabling Ultra Ethernet Security at Scale for AI
The rapid rise of artificial intelligence (AI) and high-performance computing (HPC) is fundamentally reshaping data center architecture... Read the Rambus Tech Talk article>> https://t.co/JVormPCd18

[ChipEstimate @chipestimate]

Synopsys Advances Power and Performance for AI and Multi-Die Designs on Latest Samsung Foundry Processes at SAFE Forum 2026 https://t.co/YF91NKClbK

[ChipEstimate @chipestimate]

What is Tee . fail?
Scott Best discusses the recent Tee . fail cybersecurity attack that exposes vulnerabilities in Trusted Execution Environments (TEE). Learn what it is, how it works, and how to potentially mitigate this risk. Watch Now>> https://t.co/zyPeaj1pWV

[ChipEstimate @chipestimate]

Chips&Media Completes Development of Next-Gen 'AV2' HW Decoder IP
https://t.co/fDb3yAw6jd

[ChipEstimate @chipestimate]

At the recent PCI‑SIG Developers Conference US held on May 6-7,2026, Cadence announced the availability of its PCIe Gen8 Verification IP, taking another significant step in enabling early, confident adoption of the PCI Express roadmap... Read the blog>> https://t.co/8OvXo1SQK7

[ChipEstimate @chipestimate]

Cadence Demonstrates PCIe 8.0 PHY at PCI-SIG DevCon 2026
The accelerated growth in data processing and storage demands across HPC datacenters and AI factories is expediting PCIe innovation as PCIe links form a foundational fabric for xPU... Read the blog>> https://t.co/DAsRsPf40s