@DaikataroK@Logical121512@ShitpostGate The size is actually the theoretical density. Leakage occurs through the transistor gate. They stopped at around 11/12nm because under 10nm you leak.
1nm means its 2X times denser than the previous gen 2, 4, 8 …
Same size gate but nanosheets or stacked - higher density