@OdinBryant2 Passives are all made in China. Most ICs are packaged in China or subsidiary countries. Logistics for ICs are in Shenzhen, as most consumers are there. Probably we should start reshaping this last part of the supply chain.
🥳Drumroll, please! We're thrilled to announce the 5 lucky winners of the New Year Dragon #RISCV Board sponsored by @MilkV_Official.
🎉Congrats to our winners: @mvigliar, @TB2REV, @NotBlackMagic1, Rungrot Deewongsa, Phùng Xuân Vượng.
❤️Thank you to everyone who participated.
🥳Drumroll, please! We're thrilled to announce the 5 lucky winners of the New Year Dragon #RISCV Board sponsored by @MilkV_Official.
🎉Congrats to our winners: @mvigliar, @TB2REV, @NotBlackMagic1, Rungrot Deewongsa, Phùng Xuân Vượng.
❤️Thank you to everyone who participated.
🚀Thrilling Announcement! @MilkV_Official sponsored 5 units of the #NewYear Dragon @risc_v Board to the RT-Thread community.
🙌To stand a chance to win this board:
✅Follow both @rt_thread and @MilkV_Official
✅Share this post
The 5 lucky winners will be revealed on Feb 7 #RISCV
@Earth2Carnifex @nixcraft Add to your C application libc’s shared object size. By default rustc embeds everything inside a static binary, and debug symbols too. I see a bias in this post, this is not helpful for the discussion. RTFM.
@MuzafferKal_@ico_TC It is an Image Signal Processor, right. Be surprised to know we have more parameters and knobs than the counterpart. The real topic in some Xilinx IPs is that they seem to be written in HLS or similar, which leads to unneeded logic spent in some “optimizable” ways.
💫 #RustLab is about creating connections, not only within the tech realm but also within families. 👩👧👦
Our Family & Partner Program allows you to explore the conference together and cherish shared experiences.
👉 https://t.co/FmX7dbgeAy
#FamilyandTech#RustLab2023#RustLang