@kassersynths In this demo, the DTACK signals from the FPGA and the MC68000 (specifically, the VDP) are connected.
Since the main program is stored in SDRAM connected to the FPGA, we found that bus timing could not be met due to read latency, making control via DTACK necessary.