#FrameBuffer - Twitter Hashtag

JPLEE @leegoonz73

7 months ago

https://t.co/kppcLMzwFb #Unity #framebuffer

1

2

0

1

92

Cybernetic Lover

@lucasteske

over 1 year ago

#Memória do Framebuffer: Veja como funciona! #framebuffer #programação #memória #desenvolvimentodegames #gráficos #vídeo #tutorial #tecnologia #hardware #computação

0

3

0

246

Goran_Mahovlic @GMahovlic

about 2 years ago

Woohoo!! With big help from @splinedrive #framebuffer and #NFS file sharing started to work #opensource #KianV #Linux

3

63

4

9

6K

Juhani Halkomäki @JuhaniHalkomaki

over 2 years ago

#creativecoding #generativeart #learning #shaders #p5js #framebuffer #ohyeah #interaction #gn Fragment shader + interaction 🤤 Good night.

1

28

3

1

2K

p5.js日本語翻訳プロジェクト @p5js_i18n_ja

almost 3 years ago

p5.FrameBuffer Example が公式で動作していないようですが、動作するよう��してみました！ (英日のみ) https://t.co/KQJBDpk6Dh for English: (We will PR to .org) https://t.co/QwLqRuX58j #p5js #example #framebuffer #japanese #i18n_ja #translation

1

8

2

0

725

🄲🄾🅇🅇🄴🄲🅃 @KcCoxxect

almost 4 years ago

#RaspberryPiPico/#MicroPython display on two OLED, 128x64 #SH1106 & 128x32 #SSD1306, as one #FrameBuffer. https://t.co/zM8Pwy2oEO

0

2

1

0

logic destroyer

@splinedrive

about 4 years ago

#riscv 30MHz counting #uint32_t #icefun #led #framebuffer uint32_t; for (;;) *fb = i++;

3

24

1

3

0

Daniel Maslowski aka CyReVolt 🐢 @OrangeCMS

over 4 years ago

What's up? We have graphics output on the @SipeedIO Lichee RV module with a little test program written in Go as part of u-root, plus the #Linux #framebuffer console. ✨👩‍💻✨ This is #oreboot + @LinuxBootOrg on #RISCV. :-) More to follow when carrier boards arrive in a few weeks.

OrangeCMS's tweet photo. What's up? We have graphics output on the @SipeedIO Lichee RV module with a little test program written in Go as part of u-root, plus the #Linux #framebuffer console.
✨👩‍💻✨
This is #oreboot + @LinuxBootOrg on #RISCV. :-)
More to follow when carrier boards arrive in a few weeks. https://t.co/LMEvKIHUbT

3

43

7

3

0

logic destroyer

@splinedrive

almost 5 years ago

I have downloaded a #fastaccurate #memory #test code in c from https://t.co/HuvTIhXhSZ and compiled it for my #riscv and my new #sram controller seems to work :) next step is to integrate my vga framebuffer... oh clock domains are calling :) I want to use the sram #framebuffer:)

2

0

logic destroyer

@splinedrive

about 5 years ago

#bresenham #line #algorithm in #verilog for #fpga works....tested the dumped #framebuffer and transfered the result via #i2c breakout to the #sd1306 #oled...next I have to integrate it to my #terminal not today :) if finalized it will be on github

2

20

2

0

logic destroyer

@splinedrive

about 5 years ago

#i2c #master #uartrx #oled #framebuffer #bitshift #algorithm #fifo #sd1306 #fpga #verilog #ice40 #blackicemx #terminal learned a lot. I am very glad. Wrote all from scratch. Next #bresenham algorithm ... code here https://t.co/eTjAIKMLhl have fun

4

37

9

2

0

logic destroyer

@splinedrive

about 5 years ago

#icebreaker #icefun #blackicemx #i2c #oled #ssd1306 #framebuffer #terminal I will share my code next on github

2

8

3

1

0

logic destroyer

@splinedrive

about 5 years ago

#terminal and led clock is working over #i2c #oled #sd1306 #framebuffer #fpga #ice40 #verilog #ds3231 :)

1

10

2

0

logic destroyer

@splinedrive

about 5 years ago

Now I have a #dualported #1k #framebuffer on top a gfx unit that can render #ascii and set and clear pixels. Later I would like to implement #bresenham line drawing algorithm, fill... #i2c #master #ssd1306 #oled #ds3231 #rtc next terminal and #fpga based clock with oled

2

12

0

3

0

logic destroyer

@splinedrive

about 5 years ago

Wrote #python #pil #pyftdi that renders fonts 8x16 into #framebuffer with #ds3231 like a #fpga will do. Later I wrote gfx_unit and framebuffer in #verilog. The result from verilog testbench I will see as an image on my pc. I transfer the knowledge partially into fpga. :)

2

0

logic destroyer

@splinedrive

about 5 years ago

I wrote a python script that operates in a bw framebuffer organized 8 pixels in each byte and can transfer the framebuffer into the ssd1306 protocol. Next is to implement the same in #verilog. #fpga #i2c #ssd1306 #framebuffer I like it more as #hdmi is more fun #1kbyte #memory

2

7

0

logic destroyer

@splinedrive

about 5 years ago

#i2c #master #ssd1306 #ds3231 controlled by #fpga #verilog #pla #statemachine #ice40 #icefun target is to have #framebuffer to make funny things. I like i2c so much. :)

1

9

2

0

PardCode @PardCode

about 5 years ago

Hello everyone! Today, in the #Cpp #3D #Game #Tutorial Series we will see what is and how to implement #FrameBuffer (aka #RenderTarget)! Link: https://t.co/pWHZbDwALA I hope you'll enjoy it! #directx #opengl #gamedev #indiedev #pardcode #graphics #gameengine

PardCode's tweet photo. Hello everyone!
Today, in the #Cpp #3D #Game #Tutorial Series we will see what is and how to implement #FrameBuffer (aka #RenderTarget)!
Link: https://t.co/pWHZbDwALA
I hope you'll enjoy it!
#directx #opengl #gamedev #indiedev #pardcode #graphics #gameengine https://t.co/DRREbvqz7I

1

8

1

0

Daniel Maslowski aka CyReVolt 🐢 @OrangeCMS

almost 6 years ago

I need to get the correct properties for this #framebuffer, looks like ioctls are erroring on this device with the current arguments. Yea, I put u-root on this @Arm-based NVR. It's on #Linux. Ideas, anyone? 🙂✨👩🏻‍💻✨ Code: https://t.co/42BKUeesGg https://t.co/Z7stPlcqol

OrangeCMS's tweet photo. I need to get the correct properties for this #framebuffer, looks like ioctls are erroring on this device with the current arguments. Yea, I put u-root on this @Arm-based NVR. It's on #Linux. Ideas, anyone? 🙂✨👩🏻‍💻✨

Code:
https://t.co/42BKUeesGg
https://t.co/Z7stPlcqol https://t.co/XHKYcpCzHS

0

2

0

HDL4FPGA @HDL4FPGA

about 6 years ago

#hdl4fgpa #ddr and #framebuffer core running on #ULX3S #SDRAM at 200MHz clock or #PC200. #Burst cycle as desire. BL and CL as user wishes. Multiple graphic adapters are possible. Video mode 800x600@60. Try it, readme is there https://t.co/mK3Lgi7aBp #TheEndoftheWorldTrain

HDL4FPGA's tweet photo. #hdl4fgpa #ddr and #framebuffer core running on #ULX3S #SDRAM at 200MHz clock or #PC200. #Burst cycle as desire. BL and CL as user wishes. Multiple graphic adapters are possible. Video mode 800x600@60. Try it, readme is there https://t.co/mK3Lgi7aBp #TheEndoftheWorldTrain https://t.co/8p4fL88xZ0

0

17

6

0

Top Tweets for #FrameBuffer

Last Seen Hashtags on Sotwe

Trends for you

Most Popular Users