#VERILOG - Twitter Hashtag

about 23 hours ago

Just bought your first FPGA? 👀 Before jumping into big projects, test these first: 🟢 Onboard LED 🔘 Buttons & switches 💡 GPIO pins 📡 UART / Serial 💻 Programming & reprogramming These basic tests can save you a LOT of debugging later. #FPGA #TangNano20K #Verilog #VLSI

0

7

0

113

Sandeep Kumar @Silicon_Sandy

about 23 hours ago

🥹🫶 My first own FPGA! I’ve used FPGAs before, but this one is special — it’s finally mine. ❤️ Meet my Tang Nano 20K ⚡ Officially joining the Tang Nano community! Excited to build, break, debug & learn. 🛠️ Thanks @Robu_in & @SipeedIO 🫶 #FPGA #TangNano20K #Verilog #VLSI

Silicon_Sandy's tweet photo. 🥹🫶 My first own FPGA!

I’ve used FPGAs before, but this one is special — it’s finally mine. ❤️

Meet my Tang Nano 20K ⚡

Officially joining the Tang Nano community!
Excited to build, break, debug & learn. 🛠️

Thanks @Robu_in & @SipeedIO 🫶

#FPGA #TangNano20K #Verilog #VLSI https://t.co/o9FWdNM1Qp

5

18

1

4

498

Artur Lojewski @ArturLojewski

1 day ago

Coming to #Clash HDL: 🔌 Automated integration of VHDL/Verilog IP cores (CPUs, Ethernet, JPEG…), funded by NLnet 🛡️ Compile-time checks for unsafe numeric conversions (e.g. signed→unsigned), with explicit override when you know better https://t.co/bjFW2GTzBC #VHDL #Verilog

0

50

NIELIT @NIELITIndia

5 days ago

#NIELIT CoE in #ChipDesign, Noida invites applications for the Online #Internship / Training Program on #VLSIDesign Flow (RTL to GDS-II). 📅 Batch Start Dates: • 13 October 2026 • 1 December 2026 ⏳ Duration: 6 Weeks (90 Hours) 📲 Apply Now #VLSI #Semiconductor #Verilog #Online

NIELITIndia's tweet photo. #NIELIT CoE in #ChipDesign, Noida invites applications for the Online #Internship / Training Program on #VLSIDesign Flow (RTL to GDS-II).
📅 Batch Start Dates: • 13 October 2026 • 1 December 2026
⏳ Duration: 6 Weeks (90 Hours)
📲 Apply Now
#VLSI #Semiconductor #Verilog #Online https://t.co/yu5203mF6F

1

10

3

1

811

mit41301 @mit41301

5 days ago

SLG46582V DIP化モジュールキット https://t.co/eqz4ExxlKO #renesas #fpga #cpld #verilog #vhdl #systemverilog

0

65

GNIOT Group of Institutions Greater Noida @GNIOTCollege

about 1 month ago

GNIOT ECE is organising a 2-Day Workshop on FPGA-Based Digital System Design with Vivado on 26–27 August 2026. Students will gain hands-on experience in Verilog, RTL design, simulation, FPGA programming, interfacing, and debugging. #GNIOT #GNIOTECE #FPGA #Vivado #Verilog

GNIOTCollege's tweet photo. GNIOT ECE is organising a 2-Day Workshop on FPGA-Based Digital System Design with Vivado on 26–27 August 2026. Students will gain hands-on experience in Verilog, RTL design, simulation, FPGA programming, interfacing, and debugging.
#GNIOT #GNIOTECE #FPGA #Vivado #Verilog https://t.co/beRVRbCmWU

0

2

0

68

Mats Engstrom @matseng

about 1 month ago

A weekend project waiting for some future weekend where I'll mate the TSOP48 ZIF socket with the DE10 FPGA dev board and make a tester for verifying 16Mbit SRAMs for functionality and speed grading. I don't trust the AE/eBay seller to not sell me counterfeits. #Nios #Verilog

matseng's tweet photo. A weekend project waiting for some future weekend where I'll mate the TSOP48 ZIF socket with the DE10 FPGA dev board and make a tester for verifying 16Mbit SRAMs for functionality and speed grading. I don't trust the AE/eBay seller to not sell me counterfeits. #Nios #Verilog https://t.co/ZhSfS8mk3s

3

18

1

0

674

Sandeep Kumar @Silicon_Sandy

about 1 month ago

Multiprotocol Filtering FIFO: Detects protocols, filters unsupported ones, and stores only supported data in FIFO. Currently testing UART, SPI & I²C with RTL simulation. Next: FPGA implementation. I have cyclone II board so I had to made setup😭 #VLSI #FPGA #Verilog #RTL

Silicon_Sandy's tweet photo. Multiprotocol Filtering FIFO:
Detects protocols, filters unsupported ones, and stores only supported data in FIFO. Currently testing UART, SPI & I²C with RTL simulation. Next: FPGA implementation. I have cyclone II board so I had to made setup😭
#VLSI #FPGA #Verilog #RTL https://t.co/jOwxsnuwTY

0

5

0

1

115

NIELIT @NIELITIndia

about 2 months ago

#NIELIT Centre of Excellence in Chip Design, Noida invites applications for the Online Internship/Training Program on VLSI Design Flow (RTL to GDS-II). 📅 Batch Start : 25th Aug. 2026 I 10th oct. 2026 📌 Mode: Online Mode 📲 APPLY NOW! #VLSI #ChipDesign #Semiconductor #Verilog

NIELITIndia's tweet photo. #NIELIT Centre of Excellence in Chip Design, Noida invites applications for the Online Internship/Training Program on VLSI Design Flow (RTL to GDS-II).
📅 Batch Start : 25th Aug. 2026 I 10th oct. 2026
📌 Mode: Online Mode
📲 APPLY NOW!
#VLSI #ChipDesign #Semiconductor #Verilog https://t.co/NlkHBWMyQS

0

24

6

2

2K

gojimmypi @gojimmypi

about 2 months ago

Latest version of the Visual Studio Syntax Highlighter includes support for all of the System #Verilog keywords supported by @YosysHQ v 0.67 and later. Those keywords are highlighted in a distinct yellow by default, and a lighter yellow for declarations. Sample #z386 code:

gojimmypi's tweet photo. Latest version of the Visual Studio Syntax Highlighter includes support for all of the System #Verilog keywords supported by @YosysHQ v 0.67 and later.

Those keywords are highlighted in a distinct yellow by default, and a lighter yellow for declarations.

Sample #z386 code: https://t.co/JhAuycZwc7

4

5

2

1

322

Ashok Tinkering Labs @AshokTinkering

2 months ago

This isn't a servo library. It's hardware. Every PWM pulse is generated directly by the FPGA fabric. Soan Papdi is designed to make learning FPGAs simple, hands-on, and fun. 👇 Back the project on Crowd Supply: https://t.co/tIBGSox0R2 #FPGA #Verilog #SoanPapdiFPGA #PWM

0

3

1

0

69

Hardik Seth @DIY_With_Hardik

2 months ago

This isn't a servo library. It's hardware. Every PWM pulse is generated directly by the FPGA fabric. Soan Papdi is designed to make learning FPGAs simple, hands-on, and fun. 👇 Back the project on Crowd Supply: https://t.co/8GLPyNb2P0 #SoanPapdiFPGA #FPGA #Verilog #PWM

2

6

3

0

766

Sandeep Kumar @Silicon_Sandy

2 months ago

My Computer is finally fixed, now it is time to build some projects, let start with upgrading my mips to risc v processor from scratch. Let's learn something new 😚 #RISCV #Verilog #FPGA #BuildInPublic

1

4

0

216

Alhassan alkubaisi @Hasan_8760

3 months ago

واخيرا وصلت الFPGA ⚙️🔥 وبديت بتصميم الFull Adder (الـ Hello World لمهندسين الحاسب ) 💻👷 الفكرته يجمع بالباينري عن طريق الأزرار (Up=1 / Down=0) #FPGA #Verilog #EmbeddedSystems #هندسة_حاسب

Hasan_8760's tweet photo. واخيرا وصلت الFPGA ⚙️🔥

وبديت بتصميم الFull Adder (الـ Hello World لمهندسين الحاسب ) 💻👷

الفكرته يجمع بالباينري عن طريق الأزرار (Up=1 / Down=0)

#FPGA #Verilog #EmbeddedSystems
#هندسة_حاسب https://t.co/xhquqBu4z6

4

44

1

14

3K

Pablo T. @controlpaths

3 months ago

I released this #AI tool that generates and implements #biquad filter in your #Verilog module, you just need to describe the filter and it will be added to your module. Test it and give your feedback! https://t.co/clKBVRLzSs

0

15

2

14

1K

gojimmypi @gojimmypi

3 months ago

The #Verilog Language Extension for Visual Studio 2022 and VS 2026 now supports "Go To definition"! Shown is the wrapper for the ULX3S SPI connection to the onboard ESP32. Code peek feature coming soon... I'm not sure what (if anything) I'll do with the "Run to" feature.

gojimmypi's tweet photo. The #Verilog Language Extension for Visual Studio 2022 and VS 2026 now supports "Go To definition"!

Shown is the wrapper for the ULX3S SPI connection to the onboard ESP32.

Code peek feature coming soon...

I'm not sure what (if anything) I'll do with the "Run to" feature. https://t.co/3UoKWQWp6X

2

18

1

5

878

Tiny Tapeout

@tinytapeout

3 months ago

Design your first chip online. Submit it for fabrication. Hold it in your hands 🤲 The Hello World of chip design is coming soon! 🚀 Dates will be announced next 👀 🔁🔁 #TinyTapeout #ASIC #OpenSourceHardware #ChipDesign #Verilog

tinytapeout's tweet photo. Design your first chip online. Submit it for fabrication. Hold it in your hands 🤲

The Hello World of chip design is coming soon! 🚀
Dates will be announced next 👀

🔁🔁

#TinyTapeout #ASIC #OpenSourceHardware #ChipDesign #Verilog https://t.co/NJzxKFLRcx

6

73

17

26

4K

Artur Lojewski @ArturLojewski

3 months ago

Sparkle HDL: write hardware in Lean 4, prove it correct, generate SystemVerilog. Dependent types + theorem proving for high-assurance FPGA design. Ships with verified RV32 SoC, BitNet accelerator & AXI4 bus. https://t.co/ptiksQ1Sxx #Lean4 #FPGA #FormalVerification #HDL #Verilog

0

5

1

276

gojimmypi @gojimmypi

3 months ago

Verilog Syntax Highlighting Extension for Visual Studio! Better than ever! I've released v 0.4.01 that has hover text, code outlining / collapse, more keyword colorization, performance improvements and more! Install: Type "Verilog" in the Extension Manager Search #Verilog #FPGA

gojimmypi's tweet photo. Verilog Syntax Highlighting Extension for Visual Studio!

Better than ever! I've released v 0.4.01 that has hover text, code outlining / collapse, more keyword colorization, performance improvements and more!

Install: Type "Verilog" in the Extension Manager Search
#Verilog #FPGA https://t.co/D3fvxhy8lQ

0

16

3

9

2K

ヴァルカン @VulcanIgnis

4 months ago

New in shrike-gen for @Vicharak_In 's Shrike-lite: Experimental support for VHDL! https://t.co/JMLa2mXrfq Credit: Marco (annoyedmilk) for the VHDL inspiration @deeempak @AksharVastarpar Is the VHDL blink code correct? Builds fine, haven't tested yet. #fpga #vhdl #verilog

VulcanIgnis's tweet photo. New in shrike-gen for @Vicharak_In 's Shrike-lite:

Experimental support for VHDL!

https://t.co/JMLa2mXrfq

Credit: Marco (annoyedmilk) for the VHDL inspiration

@deeempak @AksharVastarpar Is the VHDL blink code correct? Builds fine, haven't tested yet.

#fpga #vhdl #verilog https://t.co/vmLkVoSdct

1

7

1

309

Top Tweets for #VERILOG

Last Seen Hashtags on Sotwe

Trends for you

Most Popular Users