CCIX Consortium

Developing the industry standard specification to enable coherent interconnect technologies between general-purpose processors and acceleration devices. #CCIX

[CCIX Consortium @CCIXConsortium]

Our #CCIX webinar series provides an overview of the CCIX protocol, architecture model, agent types and more. Watch now: https://t.co/vYSavLbGfD @XilinxInc @Arm

[CCIX Consortium @CCIXConsortium]

The #CCIX Software Developer’s Guide encourages development of a CCIX-based heterogenous system. Download the free guide today for an informative reference material for software-enablement of CCIX: https://t.co/GafBuLB0to

[CCIX Consortium @CCIXConsortium]

#CCIX technology results in significant improvements for low-latency applications by allowing the Home Agent (HA) to be placed closer to the memory. Read the CCIX blog to learn more about CCIX device configuration: https://t.co/z7SbuuStUw

[CCIX Consortium @CCIXConsortium]

#CCIX offers key benefits for high-performance applications such as machine learning (#ML), network processing, storage off-load and in-memory database. Find out how CCIX enables hardware accelerators to use shared memory in a cache coherent manner: https://t.co/OWOF8YPJgL

[CCIX Consortium @CCIXConsortium]

Dealing with increased data volumes requires an understanding of architectures, the flow of data between memory and processors, bandwidth, cache coherency and new interfaces. Learn how the #CCIX interface improves performance: https://t.co/vN0g5z28V1 @SemiEngineering @synopsys

[CCIX Consortium @CCIXConsortium]

#CCIX is an open industry standard that supports #cachecoherency and memory expansion for processors and acceleration devices. Learn more: https://t.co/KNRu8xMp1e

[CCIX Consortium @CCIXConsortium]

Technologies such as #AI, #ML and #5G are changing the way data processing happens, resulting in new demand for #HPC performance enhancements. #CCIX addresses the need for faster data processing by enabling seamless chip-to-chip communication. Learn more: https://t.co/9wRmFHgxgy

[CCIX Consortium @CCIXConsortium]

How can Redis benefit from #CCIX? In this demo, @Arm and @XilinxInc showcase the acceleration of #RedisEdge with CCIX, using the Arm Neoverse N1 System Development Platform with the Xilinx Alveo U280 Data Center Accelerator card. Watch now: https://t.co/F4MjuNjcZp

[CCIX Consortium @CCIXConsortium]

Interested in the advantages that #CCIX acceleration delivers to in-memory applications like Redis? Watch this full demo of the @Arm #Neoverse N1 System Development Platform and @Xilinx Alveo U280 Data Center Accelerator Card: https://t.co/F4MjuN1C7R https://t.co/Cs1A9YRSfe

[CCIX Consortium @CCIXConsortium]

Learn more about the changes coming to the #CCIX specification to and support the wide variety of packaging technology that is out there on the market today. https://t.co/grTmYkUwGK

[CCIX Consortium @CCIXConsortium]

The memory expansion capability enabled by #CCIX allows Storage Class memory (SCM) to have a significantly lower cost solution with much larger storage capacity. Design your #accelerator using CCIX software: https://t.co/wXpGRoTx7J

[CCIX Consortium @CCIXConsortium]

The CCIX Consortium continues to work on reducing latency for accelerators and interconnect use cases. From die-to-die integration or layered architecture, #CCIX is continuing to evolve the specification to support a wide variety of packaging technology. https://t.co/grTmYkUwGK

[CCIX Consortium @CCIXConsortium]

Learn how the #CCIX Acceleration Function (AF) works and the various components that comprise the CCIX AF to greatly reduces the software development burden through the use of Acceleration Function components: https://t.co/R5QAOgpCTY

[CCIX Consortium @CCIXConsortium]

As the industry looks to move from the standard packet interface on PCIe to a #FLIT format #CCIX 2.0 is optimizing for latency and still ensuring compatibility with PCIe Gen 6. Learn more at https://t.co/grTmYkUwGK

[CCIX Consortium @CCIXConsortium]

The #CCIX specification ensures that processors using different instruction set architectures can coherently share data with accelerators such as #GPUs, #FPGAs, and Smart Network Accelerators. Become a CCIX member and design your products with CCIX: https://t.co/FbppeJISSz

[CCIX Consortium @CCIXConsortium]

The #CCIX Software Developer’s Guide describes CCIX software architecture and provides guidelines for software developers to implement, configure and manage CCIX based systems. Download the guide today: https://t.co/aHTVrzgtbB

[CCIX Consortium @CCIXConsortium]

Learn how the @Cadence #CCIX verification tool set helps speed up the verification process for a variety of CCIX topologies. https://t.co/qvpElss7h0 via @chipestimate

[CCIX Consortium @CCIXConsortium]

The #CCIX specification is available to members for system designers to begin implementing CCIX #cachecoherent technology and lower #latency TODAY. Anyone can become a CCIX consortium member, find out how: https://t.co/feFJ8urQDT

[CCIX Consortium @CCIXConsortium]

#CCIX 2.0 is focused on latency through a transport agnostic interface and reducing the overhead with a new CCIX FLIT. Learn more at https://t.co/grTmYlc7yi

[CCIX Consortium @CCIXConsortium]

From its origin, #CCIX has been designed to be portable and. Learn more about how CCIX’s layered architecture design makes it flexible to take advantage of new transports that that are coming on the market. https://t.co/grTmYkUwGK